

84-265115/43 MITSUBISHI DENKI KK 18.03.83-JP-046153 (24.10.84) H011-23/04 Semiconductor device with hermetically sealed packing - has hollow cavity contg. element formed by two sealed packing pieces	A85 103 U11	MITQ 18.03.83 *EP -122-687-A	A(12-E7C) L(3-D4)	185
C84-112123	D/S: DE FR GB		component and interposed in the boundary between the insulating surfaces to extend to the exterior of the package.	
<b>CLAIMED DEVICE</b> Semiconductor device comprises a semiconductor element having leads electrically connected to it, and a packing enclosing the element and portions of the leads, forming a hollow hermetically sealed cavity contg. the element. the device comprises : (a) a first packing piece comprising a laminated structure including at least a metal layer and an insulating layer, having at least one end surface formed by the insulator; (b) a similar second packing piece, having its end insulating surface opposed to and connected with the first end insulating surface in an airtight manner to provide a hollow airtight cavity; (c) a semiconductor electronic component in the cavity; and (d) leads having one end electrically connected to the		<b>ADVANTAGE</b> The structure provides excellent moisture resistance and almost eliminates errors due to radio active rays. There is no damage through curing stresses of the package material, and the structure is formed without the use of a press or metallic mould.		
		<b>PREFERRED STRUCTURE</b> The packing pieces also include a reinforcing layer, and adjacent layers are fixed together. A material capable of absorbing water is coated on (part of) the surfaces of the insulators facing the cavity. The cavity is filled with inert gas. The metal layer(s) are 0.1-3000 micron thick.		
		<b>PREFERRED MATERIALS</b> The insulating layer(s) include a high molecular material, esp. comprising a complex of glass or high molecular fibres and thermosetting resin, or contg. a thermoplastic resin. The reinforcing layer(s) contain glass, ceramic, asbestos mica, metal or paper and/or thermosetting or thermoplastic		
		EP-122687-A		

© 1984 DERWENT PUBLICATIONS LTD.

128, Theobalds Road, London WC1X 8RP, England

US Office: Derwent Inc. Suite 500, 6845 Elm St. McLean, VA 22101

Unauthorized copying of this abstract not permitted.

790

resin.

Suitable thermosetting resins include e.g. epoxy, silicone, phenol, diallyl phthalate, melamine, unsatd. polyester and polyurethane resins. Thermoplastic resins, also useful as fibres or film in the insulator include e.g. polyester, polyamide, polyethylene and polypropylene (54pp91RBHDwgNo0/0) (E)ISR: No Search Report

EP-122687-A

© 1984 DERWENT PUBLICATIONS LTD.

128, Theobalds Road, London WC1X 8RP, England

US Office: Derwent Inc. Suite 500, 6845 Elm St. McLean, VA 22101

*Unauthorised copying of this abstract not permitted.*

(19)



Europäisches Patentamt

European Patent Office

Office européen des brevets

(11) Publication number:

0 122 687

A2

(12)

## EUROPEAN PATENT APPLICATION

(21) Application number: 84300521.6

(51) Int. Cl.<sup>3</sup>: H 01 L 23/04  
H 01 L 23/08

(22) Date of filing: 27.01.84

(30) Priority: 18.03.83 JP 46153/83

(43) Date of publication of application:  
24.10.84 Bulletin 84/43(84) Designated Contracting States:  
DE FR GB(71) Applicant: MITSUBISHI DENKI KABUSHIKI KAISHA  
2-3, Marunouchi 2-chome Chiyoda-ku  
Tokyo 100(JP)(72) Inventor: Sakai, Kunito c/o MITSUBISHI DENKI K.K.  
Seisangijutsu Kenkyusho 1-1 Tsukaguchihon-machi  
8-chome Amagasaki-shi Hyogo-ken(JP)(72) Inventor: Tamaki, Akinobu c/o MITSUBISHI DENKI K.K.  
Seisangijutsu Kenkyusho 1-1 Tsukaguchihon-machi  
8-chome Amagasaki-shi Hyogo-ken(JP)(72) Inventor: Takahama, Takashi c/o MITSUBISHI DENKI  
K.K.  
Seisangijutsu Kenkyusho 1-1 Tsukaguchihon-machi  
8-chome Amagasaki-shi Hyogo-ken(JP)(74) Representative: Wright, Peter David John et al,  
R.G.C. Jenkins & Co. 12-15, Fetter Lane  
London EC4A 1PL(GB)

(54) A semiconductor device comprising packing means for protecting parts of the device.

(57) A semiconductor device includes an electronic component in a hollow portion provided between two packing members each comprising a laminated structure. A laminated structure has a metallic layer and an insulating layer. The laminated structure can further have a reinforcing layer. One end surface of the laminated structure is an insulating layer. The insulating layers of these laminated structures are opposed to each other and the peripheral portions thereof are hermetically connected, so that the hollow portion containing the electronic component is in an airtight state. A metallic layer is formed of a metal such as aluminum or an alloy thereof, an insulating layer is formed of organic material and the like and a reinforcing layer is formed of a fiber, a thermosetting resin, a thermoplastic resin and the like. The electronic component contained in the hollow portion is positioned so as not to be in contact with the packing members. The electronic component is electrically connected to the exterior through lead wires interposed between the surfaces of contact of the two packing members.

EP 0 122 687 A2

## TITLE OF THE INVENTION

Semiconductor Device

TITLE MODIFIED

see front page

## BACKGROUND OF THE INVENTION

### Field of the Invention

5       The present invention relates to a semiconductor device and particularly to a semiconductor device comprising packing members having novelty for protecting semiconductor elements and other electronic components from external environment.

### 10       Description of the Prior Art

          In general, a semiconductor device comprises a structure in which semiconductor elements and electronic components such as an integrated circuit (referred to hereinafter as an IC), transistors, diodes, capacitors, 15 resistors, a hybrid IC, microcoils, etc. provided on one substrate or more. A semiconductor device comprising such elements and components is normally of a considerably small size and as a result, is liable to undergo physical or chemical influences due to the external environment.

20       In order to prevent such influences and to assure stability and a long life, a semiconductor device is normally provided with protecting means. Such protecting means is formed so as to wrap the semiconductor elements and electronic components, for the purpose of protection.

- 2 -

One of the conventional protecting means widely utilized is formed by an airtight sealing method, in which metal or ceramic is used. A notable increase of production of semiconductor devices in these days has led to the use of a resin sealing method utilizing organic materials, instead of the above mentioned airtight sealing method. As the resin sealing method, a transfer molding method is applied in which a molding material heated and softened in advance is compressed into a heated metallic mold by means of a press. As the molding material for use in this transfer molding method, epoxy resin or silicone resin mixed with a curing agent, a bulking agent, a flame resistant agent, a coupling agent and a coloring agent is utilized. In particular, a mixture composed principally of epoxy resin is utilized in many types of semiconductor devices, because this mixture of epoxy resin has various excellent characteristics.

In a semiconductor device provided with protecting means formed by the transfer molding method using as the molding material a mixture composed principally of epoxy resin, IC and other semiconductor elements and electronic components are in a state completely sealed with resin. As a result, tips and bonding wires of the IC etc. are directly in contact with the resin and accordingly, such a semiconductor device provided with protecting means formed

by the resin sealing method has excellent characteristics in moisture resistance, heat conductivity, shock resistance and the like, as compared with a semiconductor device sealed by an airtight sealing method using metal or  
5 ceramic.

However, a remarkably high degree of integration of circuits attained recently results in a demand for realizing a semiconductor device having a higher reliability with respect to the above stated  
10 characteristics and other characteristics. In order to satisfy such demand, it is requested: (i) to improve moisture resistance; (ii) to prevent the electronic components from being broken due to curing stress of the sealing material, that is, a resin; (iii) to decrease soft  
15 errors in the semiconductor device, caused by X rays radiating from the sealing material; (iv) to prevent falling down of gold wires in the electronic components, which could be caused by a resin having a high viscosity at the time of resin sealing by a transfer molding method;  
20 and to take other measures. With a view to complying with these requests in a conventional semiconductor device comprising protecting means formed by a transfer molding method using a mixture of epoxy resin, the purity of resins or bulking agents has been enhanced and the types  
25 and mixing quantity of a catalyzer or a surface treatment

-4-

agent as well as the manufacturing process for resin sealing have been re-examined, which has brought about an improvement of the performance to a certain degree. However, there is a limit in such improvement.

- 5 More specifically stated, concerning the improvement of moisture resistance as described above in (i), there are problems as follows. Deterioration due to moisture in a semiconductor device is caused principally by moisture penetrating through two paths, that is, moisture
- 10 infiltrating a resin layer and moisture penetrating through a surface of contact between the resin layer and the lead wires. The moisture penetrating through these paths dissolves therein impurity contained in the sealing resin, so that the moisture itself is made alkaline or
- 15 acid. This moisture reaches to the aluminum electrodes formed on the surface of the electronic component, causing corrosion in the aluminum electrodes. For this reason, in order to improve moisture resistance, efforts have been
- ~~made to improve the purity of resins and bulking agents,~~
- 20 re-examine the types and mixing quantity of a catalyzer or a coupling agent, improve the processing method for these materials, etc., and actually, an improvement of the performance has been realized to a certain degree. However, as far as a resin permeably by water is used, the

moisture penetrating to the surface of the electronic component cannot be completely removed.

Damage or distortion in the electronic components, caused by curing stress of a sealing material, as described above in (ii), can be minimized by decreasing the difference between the coefficient of linear expansion of the material of an electronic component, e.g. a wafer for IC, and that of a resin used as sealing material. The decrease in the difference between the coefficients of linear expansion is generally made by adding a bulking agent such as silica into the resin. However, it is substantially difficult to make no difference exist between the coefficients of linear expansion of the resin and the electronic component by adding a large quantity of bulking agent into the resin. In addition, unfavorably, the bulking agent added for the purpose of decreasing the stress contains thorium, uranium and the like, and radioactive rays emitted from these substances, particularly the  $\alpha$  ray would cause soft errors in the electronic component.

#### SUMMARY OF THE INVENTION

An object of the present invention is to provide a semiconductor device having an excellent moisture resistance.



Another object of the present invention is to provide a semiconductor device in which electronic components contained therein cannot be damaged by curing stress of a sealing material.

5        A further object of the present invention is to provide a semiconductor device in which soft errors scarcely occur in the electronic components due to radioactive rays.

10       Still a further object of the present invention is to provide a semiconductor device which can be easily manufactured without using a press or metallic molds as in a conventional type.

15       In order to attain the above described objects, the present invention provides a semiconductor device comprising first and second packing means, electronic components provided in a hollow portion formed by connection of the first and second packing means and existing between these packing means, and lead wires interposed in the connecting portion of the first and  
20       second packing means and electrically connected with the above described electronic components, extending outside the connecting portion.

25       The above described first and second packing means each comprise a laminated structure having at least one metallic layer and at least one insulating layer. The

interconnection of the above described first and second packing means is made by connecting the peripheral portions of the insulating layers positioned respectively in the end surfaces of the laminated structures.

5        In a preferred embodiment of the present invention, the above described laminated structure further comprises at least one reinforcing layer.

10        An advantage of a semiconductor device structured as described above in accordance with the present invention is that the semiconductor device has an excellent moisture resistance.

Another advantage of the present invention is that the electronic components will never be damaged by curing stress of the sealing material.

15        A further advantage of the present invention is that soft errors in the electronic components scarcely occur due to radioactive rays.

20        Still a further advantage of the present invention is that the semiconductor device can be easily manufactured without using a press or metallic molds.

25        These objects and other objects, features, aspects and advantages of the present invention will become more apparent from the following detailed description of the present invention when taken in conjunction with the accompanying drawings.

- 8 -

## BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a perspective view showing a structure of a semiconductor device of an embodiment in accordance with the present invention.

5 Fig. 2 is a sectional view of the semiconductor device in Fig. 1 taken along the line II-II.

Fig. 3 is a view for explaining a method of manufacturing the semiconductor device shown in Figs. 1 and 2.

10 Fig. 4 is a sectional view of a conventional semiconductor device.

Fig. 6, 7 and 8 are views showing respectively semiconductor devices of other embodiments in accordance with the present invention.

## 15 DESCRIPTION OF THE PREFERRED EMBODIMENTS

A semiconductor device of a preferred embodiment in accordance with the present invention is shown in Fig. 1 and in Fig. 2 which is a sectional view taken along the

~~line II-II in Fig. 1. Referring to these drawings, the~~  
20 semiconductor device comprises a first protecting member, that is, a packing member 10, an electronic component 4, a second protecting member, that is, a packing member 20 and a plurality of lead wires 6.

The first packing member 10 has a laminated structure  
25 comprising a reinforcing layer 1a, a metallic layer 2a and

an insulating layer 3a. The reinforcing layer 1a is formed by imbuing glass fiber or the like with synthetic resin such as epoxy resin, and serves principally to maintain mechanical strength of the whole semiconductor

5 device. The metallic layer 2a is formed by providing a metallic foil or metal evaporated film of aluminum or the like on the surface of the reinforcing layer 1a, and serves principally to prevent moisture and to shield from radioactive rays such as an  $\alpha$  ray. The insulating layer  
10 3a is formed by providing a high molecular material such as epoxy resin or a complex material of epoxy resin and polyester fiber, etc. on the surface of the above described metallic layer 2a, and serves principally to insulate the electronic component 4 from the exterior and  
15 to prevent moisture. The electronic component 4 is, for example, a semiconductor tip of IC and the like and is attached on the surface of the insulating layer 3a of the above described first packing member through a die pad 5.

The second packing member 20 has a convex portion 20a and  
20 the peripheral portion thereof is fixed to the above described first packing member. This convex portion 20a is positioned over the electronic component 4 so that a hollow portion 20b is formed to surround the electronic component 4. The second packing member 20 also has a  
25 laminated structure comprising a reinforcing layer 1b, a

-10-

metallic layer 2b and an insulating layer 3b. The reinforcing layer 1b, which serves principally to maintain mechanical strength of the whole semiconductor device, is formed by imbuing glass fiber or the like with synthetic resin such as epoxy resin. The metallic layer 2b, which serves principally to prevent moisture and to shield from radioactive rays such as an  $\alpha$  ray, is formed by providing a metallic foil or metal evaporated film of aluminum or the like on the surface of the reinforcing layer 2a. The insulating layer 3b, which serves to insulate the electronic component 4 from the exterior and to protect it from moisture, is formed by providing a high molecular material such as epoxy resin or a complex material of epoxy resin and polyester fiber etc. on the surface of the above described metallic layer 2b. Each of the lead wires 6 has one end exposed to the hollow portion 20b and the other end projecting outside the first and second packing members 10 and 20. These lead wires are fixed in an airtight manner by joining together by fusion the material of the insulating layer 3a of the first packing member and the material of the insulating layer 3b of the second packing member, at the time of fixing the peripheral portions of the first packing member 10 and the second packing member 20. Electrodes (not shown) formed on the surface of the electronic component 4 and the lead wires 6

corresponding thereto are electrically connected by means of bonding wires 7. The bonding wire is a gold wire or aluminum wire whose diameter is several tens of  $\mu$  m.

Since the electronic component 4 is positioned in the hollow portion 20b sealed hermetically by the first packing member 10 and the second packing member 20, the first and second packing members 10 and 20 never touch the electronic component 4. This means that impurity contained in the insulating layers 3a and 3b of the first and second packing members 10 and 20, respectively, never exerts unfavorable influence on the electronic component 4. The unfavorable influence is, for example, corrosion of the aluminum parts contained in the electronic component 4. Furthermore, at the time of manufacturing the semiconductor device, the bonding wires 7 will never be distorted nor broken by contact with the protecting member. In addition, as a result of the above described structure, application of mechanical stress to the electronic component 4 can be prevented. Since the first and second packing members 10 and 20 include respectively metallic layers 2a and 2b, radioactive rays such as an  $\alpha$  ray can be effectively shielded and accordingly, soft errors in the semiconductor device caused by such radioactive rays can be remarkably decreased.

The materials for the respective layers constituting the first and second packing members 10 and 20 are not limited to the above described materials and may be the materials indicated in the following. The thickness of these layers is also indicated in the following.

(a) Reinforcing layers 1a and 1b

(i) Fiber of glass, ceramic, asbestos, mica, metal, paper or the like

10 (ii) Sheet imbued with one thermosetting resin or more. The thermosetting resins to be used are for example as follows: epoxy resin, silicone resin, phenol resin, diallyl patalate resin, melamine resin, unsaturated polyester resin, and polyurethane resin.

15 (iii) Film of a thermoplastic resin or combination of such film and the above stated fiber or thermosetting resin. The thermoplastic resin is for example as follows: polyethylene, polypropylene, polyvinyl acetal, ethylene 20 4-fluoride, polyphenylene sulfide, polyvinyl chloride, polystyrene, acrylic, polyvinyl alcohol, polyether ether ketone, polyimide, polyamide imide, polyamide, polysulfone, polycarbonate, saturated polyester.

The materials described above in (i), (ii) or (iii) are to be used for a single layer or a laminated structure. the thickness of a reinforcing layer is not specifically limited to a certain value, but preferably,  
5. it is from 0.1 <sup>microns</sup> micron to 5000 <sup>microns</sup> microns. 176.54.73

(b) Metallic layers 2a and 2b

Aluminum, copper, gold, iron, stainless steel,  
tin, lead, titanium, cobal, nickel, tungsten,  
antimony, hastelloy, inconel, zinc, magnesium  
10 and alloys thereof

These metals or alloys are to be used as a single-layer metallic foil or as a laminated structure comprising a plurality of metallic foils of the same kind or different kinds. The thickness of a metallic layer is  
15 not specifically limited to a certain value, but preferably, it is from 1 micron to 3000 <sup>microns</sup> microns. 117.7.7.7

(c) Insulating layers 3a and 3b

It is desired to use an organic material emitting little quantity of radioactive rays. Such organic  
20 material is for example as follows:

Fiber or film of polyester, polyamide,  
polyethylene, polypropylene, ethylene  
4-fluoride, polyimide, polyacetal, polyvinyl  
chloride, polycarbonate, polysulfin, polyether  
25 ether ketone, polyphenylene sulfide and



cellulosic material such as paper and the like.

These materials may be used singly or together with a thermosetting resin. Such thermosetting resin is for example as follows:

5           Epoxy resin, silicone resin, unsaturated polyester resin, phenol resin, melamine resin, diallyl phtalate resin, urea resin, and polyurethane resin.

10           The thickness is not specifically limited, but preferably it is from 0.1 micron to 3000 microns. <sup>117.1 mils</sup>

The materials shown above in (a) to (c) were indicated by way of example only, and should not be taken in a limitative sense.

15           In the above described embodiment, the first and second packing members 10 and 20 each have a three-layer structure comprising a reinforcing layer, a metallic layer and an insulating layer. However, depending on the type of the electronic component 4 and the characteristics required for it, other structure may be adopted. For  
20           example, a two-layer structure of a metallic layer and an insulating layer, a four-layer structure, a five-layer structure or the like may be used. As far as the first and second packing members 10 and 20 are respectively of a laminated structure having a metallic layer and an  
25           insulating layer, a semiconductor device comprising such

packing member is included in the present invention. The order of arrangement of the layers in the case of a three-layer structure is not limited to the above described example. For example, a three-layer structure having a metallic layer as the outermost layer, a reinforcing layer as the intermediate layer and an insulating later as the innermost layer may be adopted. The structure of the first packing member 10 and that of the second packing member 20 may be made different.

10        In addition, the hollow portion 20b may be filled with gas. The gas to be used therein is for example a gas as indicated below:

      Inert gas such as helium, neon, argon, xenon, krypton and the like or nitrogen gas.

15        A hygroscopic material may be filled in the hollow portion 20b, or the wall of the hollow portion 20b may be coated with such material. As such hygroscopic material, the following materials, for example, may be used:

      Silica gel, cobalt chloride, phosphorus pentoxide,  
20    polyvinyl alcohol and cellulosic material.

      Such filling or coating serves to further improve the performance of a semiconductor device in accordance with the present invention.

      Now, a method of manufacturing of a semiconductor  
25    device shown in Figs. 1 and 2 will be described. This

semiconductor device can be manufactured by compression molding, inflation molding, forced molding or vacuum molding and the like. By using any one of these molding methods, a semiconductor device having a sufficient performance can be obtained. However, a more preferred manufacturing method provided by the inventors of the present invention will be described in the following.

Fig. 3 shows a typical view of a manufacturing system of a semiconductor device shown in Figs. 1 and 2.

Referring to Fig. 3 as well as Figs. 1 and 2, a first packing member sheet 100 for forming a first packing member 10 of this semiconductor device, a second packing member sheet for forming a second packing member 20 and a lead frame sheet 300 for forming lead wires 6 and die pads 7 are shown. The first packing member sheet 100 has a three-layer laminated structure comprised of a reinforcing layer 1a, a metallic layer 2a and an insulating layer 3a, corresponding to the structure of the first packing member 10. The second packing member sheet 200 has also a three-layer laminated structure comprised of a reinforcing layer 1b, a metallic layer 2b and an insulating layer 3b, corresponding to the structure of the second packing member 20. These three kinds of sheets are respectively wound in the form of a roll so as to be prepared for the manufacturing process. These rolls are gradually unwound,

at the time of manufacturing semiconductor devices, so as to be extended in the direction shown by the arrow A in Fig. 3. In the moving path of the second packing member sheet 200, a convexity forming device 400 for forming a convex portion 20a of the second packing member 20 is provided. In a position where these three kinds of sheets are made to overlap, a fixing device 500 for fixing these sheets is provided. The convexity forming device 400 comprises an upper mold 401 having a spherical concavity, a lower mold 402 opposed to the upper mold 401 and having a spherical convexity fitted to the above stated concavity, and a heater 403 for heating the above stated upper mold 401. The fixing device 500 comprises an upper mold 501 having a spherical concavity corresponding to the convex portion 20a formed in the second packing member sheet 200, a lower mold 502 opposed to the upper mold 501 and heaters 503 and 504 respectively attached to the upper mold 501 and the lower mold 502.

In the manufacturing process, first, the second packing member sheet 200 is inserted between the upper mold 401 and the lower mold 402 of the concavity forming device 400. This second packing member sheet 200 is pressed between the upper mold 401 heated by the heater 403 and the lower mold 402, so that a convex portion 20a is formed in the second packing member sheet 200. This

-18-

pressing operation is made intermittently while the second packing member sheet 200 is sent, whereby convex portions 20a are successively formed in the second packing member sheet 200 at predetermined intervals. On the other hand, the lead frame sheet 300 is gradually unwound, so that die bonding operation and wire bonding operation for electric components 4 are made on the surface thereof. As a result, electronic components 4 are attached successively on the surface of the lead frame sheet 300 at predetermined intervals. Each electronic component 4 is formed on a die pad 5 of the lead frame sheet 300. The intervals at which the electronic components 4 are formed are the same as the intervals at which the convex portions 20a are formed on the second packing member sheet 200. Then, the second packing member sheet 200 having convex portions 20a, the lead frame sheet 300 with electronic components 4 formed thereon and the first packing member sheet 100 are put together in an overlapping manner in this order, so that the overlapping sheets are inserted between the upper mold 501 and the lower mold 502 of the fixing device 500. Since the convex portion 20a of the second packing member sheet 200 is to cover up the electronic component 4 in a state where a hollow portion 20b is formed over the electronic component 4 as shown in Fig. 2, the relative positioning between the second

packing member sheet 200 and the lead frame sheet 300 is adjusted so that each convex portion 20a may be positioned just above the corresponding electronic component 4 and bonding wire 7 and each convex portion 20a may not touch them to cause deformation thereto at the time of fixing. The upper mold 501 and the lower mold 502 of the fixing device 500 are heated by the heaters 503 and 504, respectively, at the temperature 100 to 250°C. This temperature is suited for curing the epoxy resin included in the insulating layers 3a and 3b of the first and second packing members. The above described three kinds of sheets put together in an overlapping manner move in the direction of the arrow A, and when one of the convex portions 20a of the second packing member sheet 200 arrives just below the concave portion of the upper mold 501, the upper mold 501 and the lower mold 502 operate to press these overlapping sheets, whereby the first and second packing member sheets 100 and 200 are heated and respectively fixed, by application of pressure, to the upper and lower surfaces of the lead frame sheet 300, respectively. Thus, these three kinds of sheets are stuck together in the state where the electronic component 4 is disposed inside the hollow portion 20b covered with the convex portion 20a of the second packing member sheet. At this time, since the thickness of the lead frame sheet 300

is as small as 0.5mm and the epoxy resin contained in the insulating layers 3a and 3b of the first and second packing member sheets 100 and 200 is sufficiently softened by heating and application of pressure, these insulating  
5 layers are joined together by fusion so that the lead frame sheet 300 is completely sealed in an airtight manner. Thus, airtight sealing of the electronic component 4 is realized. The above described pressure fixing operation is made intermittently, that is, each  
10 time a convex portion 20a arrives just below the concave portion of the upper mold 501. The three kinds of sheets thus stuck together by fusion to be one body are moved in the direction of the arrow A so as to be cut. By bending the lead wires into a desired form, a semiconductor device  
15 shown in Figs. 1 and 2 is obtained.

Now, the performance of a semiconductor device in accordance with an embodiment of the present invention will be described as compared with the performance of a conventional semiconductor device.

#### 20 Conventional Semiconductor Device

Fig. 4 shows a sectional view of a conventional semiconductor device sealed with a sealing resin 8. The semiconductor devices used in the below described tests were manufactured by using EME500 (made by Sumitomo  
25 Bakelite Co., Ltd. in Chiyoda-ku, Tokyo, Japan) as the

sealing resin 8 and bipolar type ICs, C51521, C53206 and a MOS IC, C5G1400 (all made by Mitsubishi Electric Corp. in Chiyoda-ku, Tokyo, Japan) as the electronic components 4.

Concerning the above described conventional  
5 semiconductor devices, the following four tests were made.  
In each of the tests, one hundred semiconductor devices  
were used.

I. Moisture Resistant Test (referred to hereinafter as  
the test 1)

10 Semiconductor devices are exposed to the atmosphere  
under the conditions of temperature 120°C, atmospheric  
pressure of 2 atm and humidity 100% for 5000 hours.

II. Heat Cycle Test (referred to hereinafter as the  
test 2)

15 Semiconductor devices are exposed to the temperature  
of -55°C for 30 minutes and then exposed to the  
temperature of 125°C for 30 minutes. This cycle is  
repeated 200 times.

III. Heat Shock Test (referred to hereinafter as the  
20 test 3)

Semiconductor devices are exposed to the temperature  
of -190°C for 5 minutes and then exposed to the  
temperature of 260°C for 5 minutes. This cycle is  
repeated 50 times.



- 22 -

IV. Moisture Resistant Reverse Bias Test (referred to hereinafter as the test 4)

Reverse voltage of 10 volts is applied to semiconductor devices in the atmosphere under the conditions of temperature 120°C, atmospheric pressure of 2 atm and humidity 100% and this state is maintained for 100 hours.

These tests were made using the conventional semiconductor devices structured as described above and as a result, percentage of defectiveness in each of the tests was found as shown in the following table.

TABLE 1

		Electronic Parts 4	Test 1	Test 2	Test 3	Test 4	
15	Conventional Device	1	C51521	50 %	50 %	80 %	60 %
		2	C53206	60 %	60 %	80 %	58 %
		3	C5G1400	70 %	80%	95 %	70 %

Embodiments 1 to 3

The above described tests were made as to the semiconductor device having the structure shown in Fig. 3,

using the below described materials for the respective portions. In each of tests, one hundred semiconductor devices were used.

- 5           (1) Reinforcing layers 1a and 1b of the first and second packing members 10 and 20 ... Glass fiber RH600-AA (made by Asahi Fiber Glass Co., Ltd., Japan) imbued with epoxy resin ESCN220HH (made by Sumitomo Chemical Co., Ltd. in Osaka City, Osaka Prefecture, Japan)
- 10          (2) Metallic layers 2a and 2b of the first and second packing members 10 and 20 ... Aluminum foil of 25 microns in thickness (made by Nihon Seihaku Co., Ltd. in Suita City, Osaka Prefecture, Japan)
- 15          (3) Insulating layers 3a and 3b of the first and second packing members 10 and 20 ... Polyester fiber imbued with epoxy resin ESCN220HH
- 20          (4) Electronic components 4 ... Bipolar type IC, C51521 (embodiment 1), C53206 (embodiment 2) and MOS IC, C5G1400 (embodiment 3)

Table 2 shows percents of defectiveness obtained as a result of the above described four tests concerning the semiconductor devices in which the above described materials are used.

TABLE 2

		Electronic Parts 4	Test 1	Test 2	Test 3	Test 4
Preferred Embodiments	1	C51521	3 %	1 %	1 %	2 %
	2	C53206	3 %	1 %	1 %	2 %
	3	C5G1400	5 %	2 %	5 %	4 %

As is clearly understood from the comparison of Table 1 and Table 2, the semiconductor devices of the embodiments 1 to 3 in accordance with the present invention exhibit by far more excellent characteristics in all the above described four tests as compared with the semiconductor devices of the conventional types 1 to 3. More specifically stated, since metallic layers 2a and 2b made of aluminum foil are provided in the embodiments of the present invention, the moisture resistant characteristic is improved and accordingly, the performance with respect to the moisture resistant test and the moisture resistant reverse bias test is heightened. In addition, since the hollow portion 20b is formed by the convex portion 20a of the second packing member 20, stress is hardly applied to the electronic component 4, which serves to improve the performance with

respect to the heat cycle test and heat shock test. Since the convex portion 20a of the second packing member 20 does not touch the electronic component 4, the aluminum electrodes formed on the surface of the electronic component 4 are hardly subjected to corrosion.

Embodiments 4 to 10

Concerning the semiconductor device shown in Fig. 3, structured by using the below indicated materials, the above described tests 1 to 4 were made and the percents of defectiveness shown in Table 4 were obtained. Table 3 given below shows combinations of the the materials in the embodiments 3 to 10.

(1) Reinforcing layers 1a and 1b and insulating layers 3a and 3b in the first and second packing members 10 and 20 ... Material obtained by imbuing or coating a material selected out of the fibers, films or mats as shown below, with the mixture of an epoxy resin and a curing agent ... selected respectively out of the epoxy resins and curing agents as indicated below.

20

(a) Epoxy resin ... novolak-type epoxy resin, ESCN220HH (made by Sumitomo Chemical Co., Ltd. in Osaka Prefecture, Japan), ECON-102 (made by Nihon Kayaku Co., Ltd. in Chiyoda-ku, Tokyo, Japan) DEN438 (made by the Dow Chemical Co.,

25

U.S.A.), Epikote 1001 Triglycidylisocyanurate  
TGIC (made by Shell Oil Co., U.S.A.) or  
(made by Ciba Geigy A.G., Switzerland)

5 (b) Curing agent ... phenol novolak, PSK4300 (made  
by Gunei Chemical Industry Co., Ltd. in Takasaki  
City, Gunma Prefecture, Japan) or anhydrous  
trimellitic acid diamino-diphenyl methane

(c) Fiber, film or mat ... fiber, film or mat of  
glass or phoyester

10 (2) Metallic layers 2a and 2b of the first and  
second packing members 10 and 20 ... Metallic  
foil of 25 microns in thickness, made  
of a metal selected among aluminum, copper,  
stainless steel, lead, gold and iron

15 (3) Electronic component 4 ... MOS IC, C5G1400

TABLE 3

	Reinforcing Layer 1a, 1b			Metallic Layer 2a, 2b		Insulating Layer 3a, 3b		
	Fiber etc.	Epoxy Resin	Curing Agent	Material	Thickness	Fiber etc.	Epoxy Resin	Curing Agent
3	Glass Fiber	ESCN220HH	PSK4300	Aluminum	25 $\mu$	Polyester Fiber	ESCN220HH	PSK4300
4	Polyester Fiber	ditto	ditto	ditto	25 $\mu$	Non Woven Fabric	ditto	ditto
5	Glass Chop	ditto	ditto	ditto	25 $\mu$	Polyamide	ditto	ditto
6	Glass Fiber	EOCN102	Anhydrous Trimellitic Acid	Stainless Steel	25 $\mu$	Non Woven Fabric	EOCN102	Anhydrous Trimellitic Acid
7	ditto	DEN438	Diamino-Diphenyl Methane	Copper	25 $\mu$	ditto	DEN438	Diamino-Diphenyl Methane
8	ditto	Epikote 1001	PSK4300	Lead	25 $\mu$	ditto	Epikote 1001	PSK4300
9	Glass Mat	ESCN220HH	ditto	Gold	25 $\mu$	Polyester Fiber	ESCN220HH	ditto
10	Non Woven Fabric	TGIC	Anhydrous Trimellitic Acid	Iron	25 $\mu$	Non Woven Fabric	TGIC	Anhydrous Trimellitic Acid

Preferred Embodiments

- 28 -

TABLE 4

		Test 1	Test 2	Test 3	Test 4
Conventional Device 3		70 %	80 %	95 %	70 %
Preferred Embodiments	3	5 %	2 %	5 %	4 %
	4	6 %	3 %	6 %	6 %
	5	5 %	4 %	8 %	6 %
	6	4 %	6 %	6 %	5 %
	7	6 %	4 %	6 %	5 %
	8	5 %	5 %	7 %	6 %
	9	6 %	4 %	8 %	7 %
	10	7 %	4 %	7 %	5 %

As can be seen from Table 4, the semiconductor devices of the embodiments have also eminently excellent characteristics in all the tests, as in the case of the semiconductor devices of the embodiments 1 to 3, compared with the semiconductor device of the conventional type 3. It is understood that the characteristics of the

semiconductor devices in accordance with the present invention undergo little influence even if the materials for the reinforcing layers 1a, 1b, the metallic layers 2a, 2b and the insulating layers 3a, 3b of the first and  
5 second packing members 10 and 20 are replaced by other materials indicated above. In addition, it will be clearly understood that the same results can be obtained even if combinations other than those shown in Table 3 are adopted for the combinations of the insulating layers 3a  
10 and 3b and the reinforcing layers 1a and 1b.

In the above described embodiments 3 to 10, combinations of organic materials are used as the materials for forming the insulating layers 3a and 3b of the first and second packing members 10 and 20, which  
15 enables these semiconductor devices to be hardly influenced by the  $\alpha$  ray. However, in case where an electronic component not influenced by the  $\alpha$  ray such as an IC electronic component with a relatively low degree of integration is used, inorganic material such as glass  
20 fiber may be used for the insulating layers 3a and 3b.

#### Embodiments 11 to 15

Concerning the semiconductor devices of the embodiments 11 to 15, structured by using the below indicated materials, the above described four tests were  
25



made and the percents of defectiveness shown in Table 6 were obtained.

- (1) Reinforcing layers 1a and 1b and insulating layers 3a and 3b of the first and second packing members 10 and 20 ... Film of 1mm in thickness formed of a material selected from the thermoplastic resins such as polyphenylene sulfide, polyether ether ketone, ethylene 4-fluoride, polypropylene and polyacrylonitrile
- (2) Materials of the other layers ... Combinations shown in Table 5
- (3) Electronic component and other portions ... Same as in the embodiments 3 to 10

TABLE 5

		Reinforcing Layer 1a, 1b	Metallic Layer 2a, 2b		Insulating Layer 3a, 3b
			Material	Thickness	
Preferred Embodiments	11	Polyphenylene Sulfide	Aluminum	25 $\mu$	Polyether Etherketone
	12	Polyether Etherketone	ditto	25 $\mu$	Polypropylene
	13	Polypropylene	ditto	25 $\mu$	Polyphenylene Sulfide
	14	Ethylene 4-Fluoride	ditto	25 $\mu$	Polyacrylonitrile
	15	Polyphenylene Sulfide	ditto	25 $\mu$	Polyphenylene Sulfide

TABLE 6

		Test 1	Test 2	Test 3	Test 4
Conventional Device 3		70 %	80 %	95 %	70 %
Preferred Embodiments	11	10 %	10 %	10 %	8 %
	12	8 %	10 %	8 %	12 %
	13	5 %	8 %	10 %	10 %
	14	10 %	5 %	15 %	11 %
	15	12 %	10 %	13 %	10 %

10 As can be seen from Table 6, the semiconductor devices of the embodiments 11 to 15 have also eminently excellent characteristics, as in the devices of the embodiments 3 to 10, as compared with the device of the conventional type 3.

15 Embodiments 16 to 19

Concerning the semiconductor devices of the embodiments 16 to 19, manufactured by using the below indicated materials, the tests 1 and 4 were made and the results shown in Table 7 were obtained.

20 (1) Metallic layers 3a and 3b of the first and

second packing members 10 and 20 ... Aluminum foil of a thickness of 7 microns (embodiment 16), 15 microns (embodiment 17), 100 microns (embodiment 18) or 500 microns (embodiment 19)

- 5 (2) Materials and structures of other portions ...  
Same as in the device of the embodiment 3

TABLE 7

		Test 1	Test 4
10	Conventional Device 3	70 %	70 %
15	Preferred Embodiments	3	5 %
		16	12 %
		17	10 %
		18	4 %
		19	4 %

As is seen from Table 7, the semiconductor devices with the thickness of the layers of the first and second packing members 10 and 20 being changed for each embodiment exhibit also eminently excellent

characteristics in either of the tests concerning the moisture resistance, as in the case of the device of the embodiment 3, compared with the device of the conventional type 3.

5    Embodiments 20 to 25

In the respective devices of the above described embodiments 1 to 3, the first and second packing members 10 and 20 each comprise a three-layer structure having reinforcing layers 1a and 1b, metallic layers 2a and 2b  
10    and insulating layers 3a and 3b. On the other hand, in the devices of the embodiments 20 to 25, the first and second packing members each comprise a two-layer structure as shown in Fig. 5. More specifically, two-layer structures respectively comprising metallic layers 2a and  
15    2b and insulating layers 3a and 3b are provided for the first and second packing members 10 and 20, by making the metallic layers 2a and 2b perform also the functions of the reinforcing layers 1a and 1b.

The below indicated materials were used for forming  
20    the respective portions of a device and the tests 1 to 4 were made with respect to the semiconductor devices thus formed. The percents of defectiveness obtained by the tests are shown in Table 9.

- (1)    Metallic layers 2a and 2b of the first and  
25                    second packing members 10 and 20 ... Metallic

plate of 1mm in thickness, formed of a metal selected among aluminum, iron, stainless steel, copper, nickel and titanium.

The metals used in the respective embodiments are shown in Table 8.

(2) Insulating layers 3a and 3b of the first and second packing members 10 and 20 ... Combination of non woven fabrics, ESCN220H and PSK4300

(3) Materials and structures of other portions ... Same as in the device of the embodiment 3, except that the reinforcing layers 1a and 1b as in the embodiment 3 are not provided specially.

TABLE 8

		Metallic Layer 2a, 2b		Insulating Layer 3a, 3b		
		Material	Thickness	Fiber etc.	Epoxy Resin	Curing Agent
Preferred Embodiments	20	Aluminum	1 mm	Non Woven Fabric	ESCN220HH	PSK4300
	21	Iron	1 mm	ditto	ditto	ditto
	22	Stainless Steel	1 mm	ditto	ditto	ditto
	23	Copper	1 mm	ditto	ditto	ditto
	24	Nickel	1 mm	ditto	ditto	ditto
	25	Titanium	1 mm	ditto	ditto	ditto

TABLE 9

		Test 1	Test 2	Test 3	Test 4
	Conventional Device 3	70 %	80 %	95 %	70 %
5	Preferred Embodiments	3	5 %	2 %	5 %
		20	5 %	5 %	4 %
		21	6 %	5 %	6 %
		22	5 %	6 %	5.5 %
		23	7 %	6 %	6 %
10		24	5 %	6 %	4 %
		25	5 %	6 %	6 %

As is understood from Table 9, the semiconductor devices of the embodiments 20 to 25 also have eminently excellent characteristics as compared with the device of the conventional type 3, and such excellent characteristics can be obtained independently of the nature of metal used for the metallic layers 2a and 2b of the first and second packing members 10 and 20.

Embodiments 26 to 33

In these embodiments, as shown in Fig. 6, the thickness of the first packing member 10 is larger than that of the first packing member of the device shown in Figs. 1 and 2, say, approximately 1.6 mm, and a hollow portion is formed on the side of the insulating layer 3b of the second packing member 20, the reinforcing layer 1b having a plane surface. This plane surface of the reinforcing layer 1b is obtained by forming a convex portion in the second packing member sheet 200 by means of the convexity forming device 400 shown in Fig. 3 and flattening the convex portion of the reinforcing layer 1b so as to make plane the whole surface of the reinforcing layer 1b.

Concerning the semiconductor devices in which the combinations of materials shown in Table 10 are used for the reinforcing layers 1a and 1b, metallic layers 2a and 2b and insulating layers 3a and 3b, the reinforcing layer 1b is made plane as described above and the same materials and structures as in the embodiment 3 are adopted for the other portions, the tests 1 to 4 were performed and the percents of defectiveness obtained as the results of the tests are shown in Table 11.

TABLE 10

	Reinforcing Layer 1a, 1b			Metallic Layer 2a, 2b		Insulating Layer 3a, 3b		
	Fiber etc.	Epoxy Resin	Curing Agent	Material	Thickness	Fiber etc.	Epoxy Resin	Curing Agent
26	Glass Fiber	ESCN220HH	PSK4300	Aluminum	25 $\mu$	Polyester Fiber	ESCN220HH	PSK4300
27	Polyester Fiber	ditto	ditto	ditto	25 $\mu$	Non Woven Fabric	ditto	ditto
28	Glass Chop	ditto	ditto	ditto	25 $\mu$	Polyamide	ditto	ditto
29	Glass Fiber	EOCN102	Anhydrous Trimellitic Acid	Stainless Steel	25 $\mu$	Non Woven Fabric	EOCN102	Anhydrous Trimellitic Acid
30	ditto	DEN438	Diamino-Diphenyl Methane	Copper	25 $\mu$	ditto	DEN438	Diamino-Diphenyl Methane
31	ditto	Epikote 1001	PSK4300	Lead	25 $\mu$	ditto	Epikote 1001	PSK4300
32	Glass Mat	ESCN220HH	ditto	Gold	25 $\mu$	Polyester Fiber	ESCN220HH	ditto
33	Non Woven Fabric	TGIC	Anhydrous Trimellitic Acid	Iron	25 $\mu$	Non Woven Fabric	TGIC	Anhydrous Trimellitic Acid
Preferred Embodiments								



TABLE 11

5          10			Test 1	Test 2	Test 3	Test 4
		Conventional Device 3	70 %	80 %	95 %	70 %
	Preferred Embodiments	3	5 %	2 %	5 %	4 %
		26	3 %	3 %	4 %	3 %
		27	4 %	3 %	5 %	4 %
		28	2 %	4 %	6 %	3.6 %
		29	5 %	4 %	6.3 %	6 %
		30	4 %	5 %	5.5 %	5 %
		31	3 %	3 %	6 %	4.4 %
		32	4 %	3.4 %	4.5 %	3.8 %
33	4 %	5 %	5 %	7 %		

As can be seen from Table 11, the semiconductor devices of the embodiments 26 to 33 also exhibit eminently excellent characteristics in all the tests, as compared with the device of the conventional type 3.

Embodiments 34 to 41

In these embodiments, as shown in Fig. 7, the first and second packing members 10 and 20 both have a thickness larger than that of the first packing member and the  
5 second packing member of the device shown in Figs. 1 and 2, and the thickness in these embodiments 34 to 41 is for example 1.6 mm. A convex portion is provided respectively in the first and second packing members 10 and 20, whereby a hollow portion is formed to extend over and under the  
10 electronic component 4. The respective outside surfaces of the reinforcing layers 1a and 1b are made plane.

Concerning the semiconductor devices in which combinations of materials shown in Table 12 are used for the reinforcing layers 1a and 1b, metallic layers 2a and  
15 2b and insulating layers 3a and 3b, with the reinforcing layers 1a and 1b being made plane as described above, and the same materials and structures as in the embodiment 3 are adopted for the other portions, the tests 1 to 4 were performed and the percents of defectiveness obtained as  
20 the results thereof are shown in Table 13.

TABLE 12

	Reinforcing Layer 1a, 1b			Metallic Layer 2a, 2b		Insulating Layer 3a, 3b		
	Fiber etc.	Epoxy Resin	Curing Agent	Material	Thickness	Fiber etc.	Epoxy Resin	Curing Agent
34	Glass Fiber	ESCN220HH	PSK4300	Aluminum.	25 $\mu$	Polyester Fiber	ESCN220HH	PSK4300
35	Polyester Fiber	ditto	ditto	ditto	25 $\mu$	Non Woven Fabric	ditto	ditto
36	Glass Chop	ditto	ditto	ditto	25 $\mu$	Polyamide	ditto	ditto
37	Glass Fiber	EOCN102	Anhydrous Trimellitic Acid	Stainless Steel	25 $\mu$	Non Woven Fabric	EOCN102	Anhydrous Trimellitic Acid
38	ditto	DEN438	Diamino-Diphenyl Methane	Copper	25 $\mu$	ditto	DEN438	Diamino-Diphenyl Methane
39	ditto	Epikote 1001	PSK4300	Lead	25 $\mu$	ditto	Epikote 1001	PSK4300
40	Glass Mat	ESCN220HH	ditto	Gold	25 $\mu$	Polyester Fiber	ESCN220HH	ditto
41	Non Woven Fabric	TGIC	Anhydrous Trimellitic Acid	Iron	25 $\mu$	Non Woven Fabric	TGIC	Anhydrous Trimellitic Acid

Preferred Embodiments

TABLE 13

		Test 1	Test 2	Test 3	Test 4
Conventional Device 3		70 %	80 %	95 %	70 %
5          10	3	5 %	2 %	5 %	4 %
	34	4 %	5 %	5 %	4 %
	35	4 %	5.5 %	5 %	4 %
	36	4.5 %	4 %	6.7 %	3.8 %
	37	5 %	4.6 %	7 %	5 %
	38	3.8 %	5 %	5 %	4.8 %
	39	6 %	6 %	6 %	6 %
	40	5.8 %	6.2 %	6.2 %	7 %
	41	6 %	4.8 %	4.9 %	5 %

As can be seen from Table 13, the semiconductor  
15 devices of the embodiments 34 to 41 also exhibit eminently  
excellent characteristics in all the tests as in the

- 42 -

device of the embodiment 3, compared with the device of the conventional type 3.

#### Embodiment 42

5 This embodiment 42 is a semiconductor device in which a 64K dynamic RAM not coated with any organic material is used as the electronic component 4 and the same structures as in the embodiments 1 to 3 are adopted for the other portions.

10 One hundred devices of this type were manufactured and after they were left for 1000 hours, percentage of occurrence of soft error, that is, soft error ratio in each of them was examined. As a result, it was found that there was no semiconductor device causing soft error.

15 On the other hand, a soft error ration of 8 % was obtained by the examination of the conventional semiconductor devices ("conventional device 4") in which the above described component was used as the electronic component 4 and the same structures as in the conventional types 1 to 3 were adopted for the other portions.

20 Accordingly, it is understood that a semiconductor device in accordance with the present invention has an excellent performance for prevention of soft error. This is because the first and second packing members 10 and 20 contain respectively the metallic layers 2a and 2b which  
25 prevent transmission of the  $\alpha$  ray and the materials of the

- 43 -

insulating layers 3a and 3b and reinforcing layers 1a and 1b of the first and second packing members 10 and 20 do not include inorganic materials containing uranium or thorium. The semiconductor device of the embodiment 42  
5 shows excellent results in the tests 1 to 4, as in the above described embodiment 1 to 3.

Although an IC was used as an electronic component 4 in the above described embodiment 1 to 42, the same results can be obtained if a diode, a transistor or the  
10 like is used. The first packing member 10 and the second packing member 20 may be stuck together using an adhesive.

Although the present invention has been described and illustrated in detail, it is clearly understood that the same is by way of illustration and example only and is not  
15 to be taken by way of limitation, the spirit and scope of the present invention being limited only by the terms of the appended claims.

CLAIMS:

1. A semiconductor device comprising:

first packing means comprising a first laminated structure having at least a single first metallic layer and at least a single first insulating layer, at least one  
5 end surface of said first laminated structure being said first insulating layer,

second packing means comprising a second laminated structure having at least a single second metallic layer and at least a single second insulating layer, at least  
10 one end surface of said second laminated structure being said second insulating layer, said first insulating layer and said second insulating layer positioned respectively in said end surfaces of said first and second laminated structures being opposed to each other and the respective  
15 peripheral portions thereof being connected with each other in an airtight manner, so that said first packing means and said second packing means are connected in a state where an airtight hollow portion is formed therebetween,

20 an electronic component comprising a semiconductor element provided inside said hollow portion, and

at least one lead means interposed in the boundary of connection between said first insulating layer and said

(continued)

second insulating layer positioned respectively in said  
25 end surfaces of said first and second laminated  
structures, one end of said lead means extending into said  
hollow portion so as to be electrically connected to said  
electronic component and the other end thereof extending  
from said boundary of connection to the exterior.

2. A semiconductor device in accordance with claim  
1, wherein the thickness of at least either said first  
metallic layer or said second metallic layer is in the  
range from 0.1 micron to 3000 microns.

3. A semiconductor device in accordance with claim  
1, wherein at least either said first insulating layer or  
said second insulating layer contains a high molecular  
material.

4. A semiconductor device in accordance with claim  
~~1, wherein at least either said first insulating layer or~~  
said second insulating layer contains a complex material  
formed of a material selected from a group of glass and  
5 high molecular fibers and a thermosetting resin.

5. A semiconductor device in accordance with claim  
1, wherein at least either said first insulating layer or

(continued)



(continued)

-46-

said second insulating layer contains a thermoplastic resin.

6. A semiconductor device in accordance with claim 1, wherein said hollow portion is filled with inert gas.

7. A semiconductor device comprising:

first packing means comprising a first laminated structure having at least a single first metallic layer, at least a single first reinforcing layer and at least a single first insulating layer, at least one end surface of said first laminated structure being said first insulating layer and said first laminated structure being maintained in a state where the adjacent layers are fixed together,

second packing means comprising a second laminated structure having at least a single second metallic layer, at least a single second reinforcing layer and at least a single second insulating layer, at least one end surface of said second laminated structure being said second insulating layer, said second laminated structure being maintained in a state where the adjacent layers are fixed together, and said first insulating layer and said second insulating layer positioned respectively in said end surfaces of said first and second laminated structures being opposed to each other with the peripheral portions

(continued)

20 thereof being stuck together by fusion in an airtight manner, whereby said first packing means and said second packing means are connected in a state where an airtight hollow portion is formed therebetween,

an electronic component comprising a semiconductor  
25 element provided inside said hollow portion, and

at least one lead means interposed in the boundary of connection between said first insulating layer and said second insulating layer positioned respectively in said end surfaces of said first and second laminated  
30 structures, one end of said lead means extending into said hollow portion so as to be electrically connected to said electronic component and the other end thereof extending from said boundary of connection to the exterior.

8. A semiconductor device in accordance with claim 7, wherein at least either said first insulating layer or said second insulating layer contains a high molecular material.

9. A semiconductor device in accordance with claim 7, wherein at least either said first insulating layer or said second insulating layer contains a complex material formed of a material selected from a group of glass and  
5 high molecular fibers and a thermosetting resin.

-48-

10. A semiconductor device in accordance with claim 7, wherein at least either said first insulating layer or said second insulating layer contains a thermoplastic resin.

11. A semiconductor device in accordance with claim 7, wherein at least either said first reinforcing layer or said second reinforcing layer contains a material selected from a group including glass, ceramic, asbestos, mica,  
5 metal and paper.

12. A semiconductor device in accordance with claim 7, wherein at least either said first reinforcing layer or said second reinforcing layer contains a material selected from a group including glass, ceramic, asbestos, mica,  
5 metal and paper, and a thermosetting resin.

13. A semiconductor device in accordance with claim 7, wherein at least either said first reinforcing layer or said second reinforcing layer contains a thermoplastic resin.

14. A semiconductor device in accordance with claim 7, wherein at least either said first reinforcing layer or said second reinforcing layer contains a material selected

from a group including glass, ceramic, asbestos, mica,  
5 metal and paper, and a thermoplastic resin.

15. A semiconductor device in accordance with claim  
7, wherein said hollow portion is filled with inert gas.

16. A semiconductor device in accordance with claim  
7, wherein in said first insulating layer and said second  
insulating layer with the peripheral portions thereof  
being fixed together, at least a portion of the surfaces  
5 thereof facing said hollow portion is coated with a  
material capable of absorbing water.

17. A semiconductor device comprising a semiconductor  
element, leads electrically connected to said semiconductor  
element, and packing means enclosing said semiconductor  
element and portions of said leads, said packing means  
5 providing a hollow hermetically sealed cavity within which  
~~said semiconductor element is located.~~

18. A semiconductor device comprising a semiconductor  
element, leads electrically connected to said semiconductor  
element, and packing means enclosing said semiconductor  
element and portions of said leads, said packing means  
5 comprising first and second laminated structures arranged  
with said semiconductor element therebetween and connected  
to one another in an airtight manner.

FIG. 1





FIG.2





3/4

FIG. 4




FIG. 5




FIG.6




FIG.7

